Abstract -A programmable/reconfigurable baseband chain with filter and amplifer sections that can be shared by two dflerent wireless standards, GSM and DECT, is presented in this paper. This results in a simplified, low power and cost-effective design solution. Filters and amplifiers of the baseband chain were implemented using a fully balanced differential difference ampliJier (FBDDA). A new approach is used to implement an analog to digital converter using the FBDDA in order to enhance the design regulariv. The noise and linearity perfomance of individual stages was investigated, and simulations of the overall system showed that it complies with both standards tinder consideration. Using a suitable algorithm implemented by the digital signal processor (DSP) of the receiver, the chain could be configured to operate efficiently in different environments.
I. INTRODUCTION
Global roaming is a fundamental goal of the evolution of the third generation (3G) wireless telecommunication systems. This requires the 3G mobile terminals to achieve a wide compatibility between various cc-existing standards as well as backward compatibility. In this paper the design of a digitally programmable baseband chain suitable for monolithic integration is presented. The design supports two of the most common wireless standards: the Global System for Mobile telecommunications (GSM) and the Digitally Enhanced Cordless Telecommunication ( D E 0 standard.
While digital technologies can easily realize reconfigurable low cost single chip solutions, the analog front end continues to be the bottleneck of a fully integrated solution [l] . The processing of the received signal by the analog front end of a receiver is achieved as follows: First, the RF spectrum is translated to the baseband, and then the weak received signal is amplified while the strong surrounding interferers are attenuated by filtering. Finally, the resulting signal is then digitized for further demodulation and/or other signal processing. The digital signal processor (DSP) of the receiver will be responsible of configuring the receiver blocks to exhibit the required bandwidth, gain and amount of filtering to accommodate the operating standard.
The organization of this paper is as follows: in section I1 the building blocks of the baseband chain are implemented using hlly balanced differential deference amplifier (FBDDA). Then the overall system performance is studied in section 111. Section IV summarizes the main findings of the paper and concludes it.
BASEBAND CHAIN BLOCKS
The first step in the design of the baseband chain is the implementation of the main building block: the differential difference amplifier (DDA) [2] . It is used later in the implementation of the successive stages. Since most of the modern high performance analog integrated circuits incorporate fully differential signal paths, a fully balanced differential difference amplifier (FBDDA) [3] was used. The complete circuit of FBDDA and its symbolic representation are shown in Fig. 1-a and Fig. 1-b , respectively.
The circuit was simulated using TopSpice V5. 
A. Filters
There are different filter classes that can be incorporated in the design of the baseband chain. Active-RC, MOS-C, Gm-C, and switched capacitor filters are some examples. Active RC and MOS-C classes are attractive since linearity requirements can be easily maintained by employing linear poly resistors and poly-to-poly capacitances. Also the active RC class has the highest signal to noise ratio among all classes [4] . Three different kinds of filters are incorporated in the design of the whole chain. All of them share one essential property, which is "programmability". Programmability means that the DSP can change the filter bandwidth to accommodate the appropriate signal received either for GSM or DECT.
To begin with, a 2nd order prefilter is be used to attenuate the out-of-band blockers to prevent aliasing and keep the ADC dynamic range in an applicable range. On the other hand, hard restrictions are imposed on the prefilter due to its position as the first stage in the chain. Thus, the prefilter is required to have low input referred noise and high linearity. In order to attenuate adjacent channels to levels below the noise level, at least a 5th order filter is required.
So, a 3rd order filter had to be implemented in addition to the previously implemented 2nd order filter. Two different versions were introduced: nontunable and tunable filters. nontunable 3rd order filter can be simply constructed by cascading a first order RC passive filter to the prefilter previously described. This configuration is desirable since it involves one active element per 3rd order filter, which will improve the overall linearity, noise and power consumption. Programmability is achieved by altering the resistor values through employing an N-MOS transistor as a switch. On the other hand, the tunable filter incorporates the concept of MOS-C filter. Its design is similar to the nontunable one except that an N-MOS transistor operating in the triode region is connected in parallel with the resistors. Fig. 2 shows the circuit connection. It is clear that by varying the gate voltages of MOS transistors we can finely tune the combined resistor values to get the desired precise bandwidth. The filter response to different DC input voltage values is illustrated in Fig. 3 for GSM operation.
B. Variable Gain Amplifiers
Variable gain amplifiers (VGAs) are employed in many applications in order to maximize the dynamic range of the overall system. The VGA is typically employed in a feedback loop to realize an automatic gain control (AGC) loop. Another important consideration of feedback loops is the DC offset cancellation as a small DC ofget can be amplified by the VGA to a level that saturates the following stages or may cause the output signal to be clipped.
In order to be employed in the programmable baseband chain, a VGA should have digitally controlled gain and offset trimming capabilities, with gain steps independent of the differential VGA based on different techniques were investigated. The second generation current conveyor (CCII) based VGA [5], decibel linear VGA [6,7] and a modified current division network (CDN) based one were simulated. Simulation results showed that even though the above realizations exhibit almost constant bandwidth at different gain settings and dissipates the same power, the CCII based VGA has the best noise performance. Thus, the VGA to be employed in the baseband chain is the CCII based one that is based on the concept of current sensing, as originally introduced by Sedra and Smith in 1970 [SI. The currents of both output terminals of a differential buffer are sensed and conveyed to additional current ports Z , and Z , using current mirrors as shown in Fig. 4 . A Resistor array is used to digitally program the gain. Depending on the level of the received signal, the DSP applies a control word to the gates of the programming transistors in order to get the required gain from the VGA. Resistor values are chosen to give almost fixed gain steps. The offset voltage V, i s determined by the DSP then fed back to the VGA through digital to analog converter DAC to carry out DC offset cancellation process. Fig. 5 . shows the AC response on the proposed VGA.
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Figure 4
Digtally Programmable VGA two outputs V, and Van are fed back to one differential pair (VPl and Wl), the input V, is fed differentially into the second and third differential pairs (VP2, W 2 and VP3, VN3) and the input V& / 2 is fed differentially into the last pair (VP4 and VN4 ) then the differential output of the FBDDA would be V, -V, , = 2V, -Vref/2. In this way doubling and subtraction are carried out accurately using a single active element. The complete circuit of one stage of the proposed fdly differential ADC converter is shown in Fig. 6 . Fig. 7 shows the doubling and subtraction of the input by the FBDDA. 
C. Analog to Digital Converter
The ADC provides the link between the analog world (the baseband chain) and the digital world (DSP) in the receiver. An algorithmic-pipelined [9] ADC was implemented using the FBDDA to enhances the design regularity. This realization of the ADC consists of a sample and hold circuit, a comparator, and adderhbtractor and multiplier circuit. The operation of algorithmic ADC, Vu, = 2Fn f Vmf/ 2, (additiodsubtraction and multiplication) can be achieved by employing one active element and resistors. The use of resistors doesn't give accurate doubling due to process mismatches. A new approach is taken here using special characteristics of the FBDDA to perform this operation. By adding two differential pairs identical to the two input pairs the FBDDA is modified into an 8-input version. When the The ADC was simulated when working as one cell by feeding the output to the input. Thus the ADC produces N bits every N clock cycles. This is because the pipelined configuration could not be simulated. The reference voltage (V& of the ADC was chosen to be double the largest possible signal at the input of the A/D converter, which is at 12 dBm. Thus Vm/should be set to be 2.5 V. The algorithmic A D converter operates from -VE/ / 2 to VE/ / 2. Fig. 8 shows the ADC outputs when different dc values are applied to its input. Simulations were carried out using the open loop S&H circuit with Miller capacitance. The ADC resolution was found to be 8 bits. Since the S&H circuits are the main source of error [IO] that limits the resolution of the ADC, the resolution will double if we use a pipelined architecture, as each stage will contain only one S&H circuit instead of two for the cyclic configuration used in the simulation.
SIMULATION RESULTS
For the receiver to be compliant with the GSM standard , and considering the gain of the RF section to be 30dB, the input IP3 of the baseband chain is required to be 12 dBm or better, while, the IIP3 required for the DECT receiver is 8 dBm [ll] . Also, the baseband chain is allowed to provide a maximum input referred noise of 50 nV/dHz for the GSM standard and 90 nV/I/Hz for DECT 1121. IV. CONCLUSIONS
In this paper, a hlly differential baseband chain has been implemented that can be programmed via the DSP part of the receiver to operate in either GSM or DECT environments. A new approach that exploits the differential characteristics of the FBDDA was presented to implement an algorithmic ADC. Finally the performance of the overall system was evaluated and was found to comply with the standards underhand As an extension, 3G wireless systems receivers with multistandard support features can be implemented using the same concept. Signals throughout the DECT Receiver
